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2 
near simultaneously. Related art designs also require special- 
ized connections that prevent reconfiguration of suites of 
radiation detectors. 
The following patents disclose related art efforts related to 
5 the above-described andor other problems and studies: 
U.S. Pat. No. 4,078,178, issued Mar. 7, 1978, to Lowes, 
discloses a dynamic background subtraction circuit which 
improves the display resolution of radiation energy spectra, 
such as X-ray energy spectra in anX-ray energy spectrometer. 
i o  In this circuit, the number of radiation events (counts) occur- 
ring at a reference or background energy level is subtracted 
from the number of radiation events (counts) occurring at a 
second energy level under study. The output of this circuit is 
a real-time (dynamic) approximation of the count rate at the 
15 energy level under study, but with resolution improved by 
subtraction of the background counts. 
U.S. Pat. No. 4,217,497, issuedAug. 12, 1980, to Daniels 
et al, discloses a portable neutron spectrometerikerma-rate 
meter for the measurement of the fast neutron component of 
20 mixed n-gamma fields in the 1 to 15 MeV neutron energy 
range. The system includes an organic scintillation detector, 
pulse shape discrimination circuitry, a 1.4 ps multichannel 
analyzer, an 8-bit microcomputer, and appropriate displays. 
The instrument is capable of both gathering and processing 
U.S.Pat.No.4,395,635,issuedJul.26,1983, toFriaufeta1, 
discloses a gamma ray coincidence analysis system for a 
multichannel nuclear imaging device of the type employing 
scintillation detectors in ring-like arrays, with the detectors 
30 arranged in quadrants of the rings. The scintillation detectors 
in a ring have output circuits including respective timing 
discriminators and OR gates, and respective energy discrimi- 
nators providing delayed energy pulses, and wherein timing 
pulses from the respective quadrants are fed via the OR gates 
35 to the inputs of a four-input coincidence detector without any 
delay except for a small delay internal to the discriminators 
and the very small delay of the OR gates. The delay of the 
energy pulses at the energy discriminators is for an energy 
validation period of 500 nsec. The output pulse from the 
40 coincidence detector is subsequently delayed for a similar 
period for verification of the energy levels ofthe two channels 
causing the coincidence. A data output signal is generated 
responsive to the concurrence of the delayed coincidence 
signal and the delayed energy verification pulses. 
U.S. Pat. No. 4,476,386, issued Oct. 9, 1984, to Reid et al, 
discloses a method and apparatus for material analysis in 
which X-rays generated pursuant to incidence of an electron 
beam on the material are detected by a detector which gener- 
ates signals representative of X-ray intensity. A first single 
50 analyzer is connected to receive the signals from the detector 
and to pass to an associated first counter a count signal when- 
ever the signal applied to the first single channel analyzer is 
representative of an X-ray energy within a relatively narrow 
range of such energies. A second single channel analyzer is 
55 also connected to receive the signals from the detector and to 
pass to an associated second counter a count signal whenever 
the signal applied to the second analyzer is representative of 
an X-ray energy falling within a much broader range of such 
energies than the first mentioned range. The first and second 
60 counters accumulate the count signals applied thereto. The 
count in the second counter is compared by a comparator with 
a pre-established count in a third counter and when the count 
in the second counter assumes the same value as the count in 
the third counter the counts in the first and second counters are 
65 held. The so held count in the first counter then itself repre- 
sents a normalized ratio of X-ray energy within the narrow 
25 recoil-proton pulse-height data in the field. 
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1 
INTEGRATOR CIRCUITRY FOR SINGLE 
CHANNEL RADIATION DETECTOR 
ORIGIN OF THE INVENTION 
The invention described herein was made by employee(s) 
of the United States Government and may be manufactured 
and used by or for the Government of the United States of 
America for governmental purposes without the payment of 
any royalties thereon or therefore. 
BACKGROUND OF THE INVENTION 
1. Field of the Invention 
The present invention relates generally to radiation detec- 
tors and, more particularly, to integrator circuitry and cir- 
cuitry related thereto for providing a single channel circuit for 
a radiation detector. 
2. Description of Related Art 
Electronic circuits for radiation detectors have been uti- 
lized for over a century for the purpose of detecting pulses 
produced in a radiation sensor element as a result of impinge- 
ment by some type of radiation. Presently, two channel radia- 
tion detection circuits are commonly utilized when it is 
desired to detect high energy and low energy pulses from the 
same radiation detector. The two channel radiation detection 
circuits require two separate circuits with different gains and 
threshold settings thereby requiring significant cost and 
reducing reliability. The inventors propose that it would be 
desirable to be able to process high energy and low energy 
pulses in a single channel. 
Most modem radiation detectors depend on scintillation 
crystals, ion chambers, or semiconductor radiation detectors. 
Scintillation crystals respond to radiation by emitting a pho- 
ton of light proportional to the energy of the charged particle 
that is stopped in the crystal. The most recent class of detector 
developed is the solid-state detector. These detectors convert 
the incident charged particles directly into electrical pulses. 
Solid-state detectors are fabricated from a variety ofmaterials 
including: germanium, silicon, cadmium telluride, mercuric 
iodide, and cadmium zinc telluride. The best radiation detec- 
tor for a given application will depend on the requirements of 
the application. 
The input electronic circuits for related art radiation detec- 
tors are then designed around the type of radiation sensor 
utilized in the radiation detector. Therefore related art radia- 
tion detector circuitry is limited in flexibility of use with 
different radiation detectors. The inventors propose that it 
would be desirable to provide a universal detector circuit that 
may be utilized with many different types of detectors and 
require only a single channel for both high energy and low 
energy radiation events. Related art radiation detector cir- 
cuitry are limited in various ways such as the two channel 
configuration and in other ways as discussed hereinafter that 
hinder or prevent this function. 
In many cases, multiple radiation detectors are used simul- 
taneously. Related art circuitry for multiple radiation detector 
systems not only tend to produce less accurate data, and 
require the more bulky two channel layout, but are also likely 
to miss data such as coincident detection of radiation particles 
from different radiation detectors. The related art designs 
require a computer or processor to poll, sample, and store data 
from multiple radiation detection circuit boards and thereby 
may provide limited data collection when multiple radiation 
events are detected in different detectors simultaneously or range to the X-ray energy for the energy spectrum represented 
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by the broadrange of energies. On the basis ofthis normalized relation between the shape of the detector signal and pulse 
ratio information as to the makeup of the material can be shape data previously stored in memory and characteristic of 
derived. respective types of radiation. The correlation value is indica- 
U.S. Pat. No. 4,491,799, issued Jan. 1,1985, to Giardinelli, tive of the type of radiation. The energy of the radiation is 
discloses a device consisting essentially of a sampler device 5 determined from the detector signal and is used to produce a 
for sampling the baseline after every pulse processed in the spectrum of radiation energies according to radiation type for 
spectroscopy amplifier, coupled to an averager circuit for indicating the nature of the material producing the radiation. 
averaging the samples, and to a LED display device, coupled U.S. Pat. No. 5,493,122, issued Feb. 20, 1996, to Farr, 
to the average output and giving a visual indication of the discloses an energy-resolving x-ray detector for soft x-rays 
value and sign of the averager output signal, the sampler and i o  produced by elements having atomic numbers ranging from 9 
average circuits forming a so-called “boxcar integrator”, that to 23 includes a charge-coupled integrated circuit radiation 
is an essentially RC low-pass filterhaving a switchin series to detector device having an array of collection regions in a 
the resistor. parallel plurality of collection shift registers forming columns 
U.S. Pat. No. 4,810,959, issued Mar. 7, 1989, to Padawer, of the array; an output amplifier for sequentially amplifying 
discloses an invention that detects pulses, and, in response 15 and signaling the charges received by the collection shift 
thereto, generates ramp functions with amplitudes corre- register; and a row shift register connected between the col- 
sponding to the interarrival times between successive pulses. lection shift registers and the output amplifier; and a clock 
These amplitudes are measured, and the occurrence of iden- circuit having a multi-phase column output connected for 
tical amplitudes are accumulated in corresponding memory sequentially shifting charges between collection regions of 
locations, each of which has an address corresponding to a 20 the collection shift register and into the row shift register 
particular interarrival time. The resultant memory contents during continuous exposure of the array to incoming radia- 
define a population distribution of interarrival times which is tion, each of the charges received by the output amplifier 
an exponential decay function of interarrival time. Interar- being sequentially accumulated in each of the collection 
rival times exceeding a preselected value are disregarded. regions of one collection shift register in response to the 
U.S. Pat. No. 4,870,603, issued Sep. 26, 1989, to Padawer, 25 radiation, the clock circuit also having a multi-phase row 
discloses an invention that detects pulses, and, in response output connected for sequentially shifting the charges from 
thereto, generates ramp functions with amplitudes corre- the row shift register to the output amplifier, the output ampli- 
sponding to the interarrival times between successive pulses. fier having a reset connection to the clock circuit for momen- 
These amplitudes are measured, and the occurrence of iden- tarily resetting the input to the output amplifier at a predeter- 
tical amplitudes are accumulated in corresponding memory 30 mined level prior to receipt of each of the charges into the 
locations, each of which has an address corresponding to a output amplifier. The output amplifier feeds an analog signal 
particular interarrival time. The resultant memory contents chain providing correlated double sampling. A spectrometer 
define a population distribution of interarrival times which is and thickness measurement apparatus suitable for monitoring 
an exponential decay function of interarrival time. Interar- silicone coatings includes the detector. 
rival times exceeding a preselected value are disregarded. U.S. Pat. No. 5,574,284, issued Nov. 12, 1996, to Farr, 
U.S. Pat. No. 5,067,090, issuedNov. 19, 1991, to Seeman, discloses an energy-resolving x-ray detector for soft x-rays 
discloses a nuclear spectroscopy method for pulse height produced by elements having atomic numbers ranging from 9 
analysis of an electrical signal emitted by a radiation detector to 23. The detector includes a charge-coupled integrated cir- 
and including nuclear events, such as pulses, whose ampli- cuit radiation detector device having an array of collection 
tude is ameasure ofthe energy ofthe gamma rays collected by 40 regions in a parallel plurality of collection shift registers 
said radiation detector, wherein (1) said signal is continu- forming columns of the array; an output amplifier for sequen- 
ously converted to digital samples, at a given rate, and (2) tially amplifying and signaling the charges received by the 
each of the digital samples is processed so as to form a digital collection shift register; and a row shift register connected 
image of each detected pulse. The energy of each pulse is between the collection shift registers and the output amplifier; 
calculated by summing all sample values representative of 45 and a clock circuit having a multi-phase column output con- 
this pulse and the sample just preceding the first sample nected for sequentially shifting charges between collection 
representative of a pulse, as well as the sample just following regions of the collection shift register and into the row shift 
the last sample representative of the same pulse. register during continuous exposure of the array to incoming 
U.S. Pat. No. 5,142,286, issuedAug. 25,1992, to Ribner et radiation, eachofthe charges receivedby the output amplifier 
al, discloses that sigma-delta analog-to-digital conversion is 50 being sequentially accumulated in each of the collection 
used in sensing apparatus that generates a digital signal regions of one collection shift register in response to the 
descriptive of light energy received by a photosensor, such as radiation, the clock circuit also having a multi-phase row 
one of a plurality of photosensors that together receive vari- output connected for sequentially shifting the charges from 
ous elements of a radiant-energy image. A preamplifier gen- the row shift register to the output amplifier, the output ampli- 
erates an analog output signal responsive to the photocurrent 55 fier having a reset connection to the clock circuit for momen- 
ofthe photosensor, which analog output signal is undesirably tarily resetting the input to the output amplifier at a predeter- 
35 
accompanied by wideband noise. The analog output signal is 
supplied to a sigma-delta analog-to-digital converter, the 
decimation filter of which not only suppresses in the digital 
signal a component arising from the quantization noise from 60 
the sigma-delta modulator portion of the analog-to-digital 
converter, but also suppresses a component arising from rem- 
nant wideband noise from the preamplifier. 
U.S. Pat. No. 5,347,129, issued Sep. 13, 1994, to Miller et 
al, discloses a radiation detection system that determines the 65 
type of nuclear radiation received in a detector by producing 
mined level prior to receipt of each of the charges into the 
output amplifier. The output amplifier feeds an analog signal 
chain providing correlated double sampling. A spectrometer 
and thickness measurement apparatus suitable for monitoring 
silicone coatings. 
U.S. Pat. No. 5,684,850, issued Nov. 4,1997, to Warburton 
et al, discloses a high speed, digitally based, signal processing 
system which accepts input data from a detector-preamplifier 
and produces a spectral analysis ofthe x-rays illuminating the 
detector. The system achieves high throughputs at low cost by 
a correlation value representative of the statistical cross cor- dividing the required digital processing steps between a 
US 7,411,198 B1 
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“hardwired” processor implemented in combinatorial digital includes a non-inverting terminal connected to an output of 
logic, which detects the presence of the x-ray signals in the the first integrator through a first capacitor, and an output 
digitized data stream and extracts filtered estimates of their connected to a non-inverting terminal of the first integrator 
amplitudes, and a programmable digital signal processing through a second capacitor. 
computer, which refines the filtered amplitude estimates and 5 U.S. Pat. No. 6,570,432, issued May 27,2003, to Denison, 
bins them to produce the desired spectral analysis. One set of discloses integrator circuit topologies that enable continuous 
algorithms allow this hybrid system to match the resolution of integration without reset of the integrator circuit. One such 
analog systems while operating at much higher data rates. A integrator circuit includes a first integrator and a second inte- 
second set of algorithms implemented in the processor allow grator, each of the two integrators having a non-inverting 
the system to be self-calibrating as well. The same processor i o  terminal. Each of the non-inverting terminals is connected to 
also handles the interface to an external control computer. an input node to alternately receive an input current for con- 
U.S. Pat. No. 5,873,054, issued Feb. 16, 1999, to Warbur- tinuous integrator circuit integration without integrator cir- 
ton et al, discloses a high speed, digitally based, signal pro- cuit reset. The inverting terminal of the second integrator can 
cessing system which accepts a digitized input signal and be connected to an inverting terminal of the first integrator. 
detects the presence of step-like pulses in the this data stream, 15 The non-inverting terminal of the second integrator can be 
extracts filtered estimates of their amplitudes, inspects for connected to an output of the first integrator through a first 
pulse pileup, and records input pulse rates and system life- capacitor, and an output of the second integrator can be con- 
time. The system has two parallel processing channels: a slow nected to a non-inverting terminal of the first integrator 
channel, which filters the data stream with a long time con- through a second capacitor. With such a capacitor connection, 
stant trapezoidal filter for good energy resolution; and a fast 20 the capacitors alternately charge and discharge, based on 
channel which filters the data stream with a short time con- integrator input current that is alternately directed between 
stant trapezoidal filter, detects pulses, inspects for pileups, the non-inverting terminals of the integrators. 
and captures peak values from the slow channel for good U.S. Pat. No. 6,609,075, issuedAug. 19,2003, to Warbur- 
events. The presence of a simple digital interface allows the ton et al, discloses techniques for measuring the baseline of 
system to be easily integrated with a digital processor to 25 the energy filter in nuclear and other spectrometers that filter 
produce accurate spectra at high count rates and allow all 
spectrometer functions to be fully automated. Because the 
method is digitally based, it allows pulses to be binned based 
on time related values, as well as on their amplitudes, if 
desired. 
U.S. Pat. No. 6,064,054, issuedMay 16,2000, to Waczyn- 
ski et al, discloses a radiation detector which includes a pho- 
toconductive detector and a modulator which modulates 
radiation passing to the photoconductive detector from a 
radiation source. An AC bias source is connected to the oho- 
pulses output by a preamplifier to measure the energy of 
events occurring in a detector connected to the preamplifier. 
These spectrometers capture the peak amplitudes of the fil- 
tered pulses as estimates of the underlying event energies and 
30 subtract a baseline value from these captured peak values in 
order to compensate for the energy filter’s non-zero ampli- 
tude in the absence of any preamplifier output pulses. A 
second, baseline filter is connected to the preamplifier’s out- 
put, where the basewidth of this baseline filter is significantly 
35 shorter than that of the enenzv filter. Times are determined 
‘2, 
toconductive detector and provides at least two levels of bias when the baseline filter is not filtering preamplifier output 
thereto. The modulator supplies synchronization signals to pulses, output values from the baseline filter are captured 
the AC bias source such that the level of bias supplied to the during such determined times, and these baseline values cap- 
photoconductive detector is synchronized to the modulation tured from the baseline filter are used to create an accurate 
of the radiation by the modulator. An integrator is connected 40 estimate of the energy filter’s baseline value. Because the 
to and receives an output signal generated by the photocon- baseline filter’s basewidth is much shorter than the energy 
ductive detector. filter’s basewidth, large numbers of valid baseline filter val- 
U.S. Pat. No. 6,222,175, issuedApr. 24,2001, to Krymski, ues can be reliably captured at very high input count rates 
discloses a CMOS imager that includes an array of CMOS where it becomes difficult to capture baseline samples from 
active pixel sensors and multiple column readout circuits 45 the energy filter itself. It thus becomes possible to maintain 
each of which is associated with a respective column of sen- the spectrometer’s energy resolution and peak location sta- 
sors in the array and can perform correlated double sampling bility to count rates four or more times higher than is possible 
of values from a sensor in the respective column. Each col- without the method. The technique can be applied to both 
umn readout circuit also includes a crowbar switch which digital and analog spectrometers. 
selectively can be enabled to force the stored values to an 50 U.S. Pat. No. 6,653,636, issuedNov. 25,2003, to Busse et 
operational amplifier-based charge sensing circuit via a pair al, and U.S. Patent Publication No. 200310146389, published 
of buses. The operational amplifier-based charge sensing cir- Aug. 7,2003, to Busse et al, discloses a sensor and a method 
cuit, which includes a pair of switched integrators each of of operating a sensor with includes a plurality of sensor ele- 
which is coupled to one of the buses, provides a differential ments (lo), each of which includes a radiation-sensitive con- 
output based on the values stored by a selected one of the 55 version element (1) which generates an electric signal in 
column readout circuits. dependence on the incident radiation, and also with means 
U.S. Pat. No. 6,380,790, issuedApr. 30,2002, to Denison, (21 to 26) for amplifying the electric signal in each sensor 
discloses an apparatus that includes a switching circuit, an element (10) and a read-out switching element (30) in each 
integrator circuit having an input for receiving a first signal sensor element (10) which is connected to a read-out line (8) 
from the switching circuit, a sensing circuit having an input 60 in order to read-out the electric signal. In order to provide a 
for receiving a second signal from the integrator circuit, and sensor in which a high stability of the transfer function and a 
a control circuit having an input for receiving a third signal favorable signal-to-noise ratio are ensured while maintaining 
from the sensing circuit and an output for sending a fourth a comparatively simple and economical construction, the 
signal to the switching circuit. In certain applications, the means for amplifying include a respective source follower 
integrator circuit includes a first integrator and a second inte- 65 transistor (21) whose gate is connected to the conversion 
grator having an inverting terminal connected to an inverting element (l), whose source is connected on the one side to an 
terminal of the first integrator. The second integrator also active load (23) and on the other side to one side of a sampling 
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capacitor (26), the other side of the sampling capacitor (26) 
being connected to the read-out line (8) via the read-out 
switching element (30), a respective reset element (27) being 
connected to the conversion element (1) so as to reset the 
conversion element (1) to an initial state. 
U.S.Pat.No. 6,703,959, issuedMar. 9,2004, toKuwabara, 
discloses a signal detecting method of repeating the processes 
of initiating accumulation of charge signals by switching an 
integrating amplifier to an accumulator mode, retaining a first 
electric signal outputted from the integrating amplifier imme- 
diately after switching to the accumulator mode, finding a 
difference as a signal component between a second electric 
signal outputted from the integrating amplifier immediately 
before switching to a reset mode after completing accumula- 
tion of the charge signals and the first electric signal, and 
converting and outputting the signal component into a digital 
signal. Here, the signal component concerning a first charge 
signal is retained by second signal retaining means and then 
converted into the digital signal. Further, the integrating 
amplifier is switched to the accumulator mode after complet- 
ing accumulation concerning the first charge signal but before 
completing conversion into the digital signal to initiate accu- 
mulation concerning a second charge signal. 
U.S. Pat. No. 6,9 17,04 1, issued Jul. 12,2005, to Doty et al, 
discloses an event-driven X-ray CCD imager device that uses 
a floating-gate amplifier or other non-destructive readout 
device to non-destructively sense a charge level in a charge 
packet associated with a pixel. The output of the floating-gate 
amplifier is used to identify each pixel that has a charge level 
above a predetermined threshold. If the charge level is above 
a predetermined threshold the charge in the triggering charge 
packet and in the charge packets from neighboring pixels 
need to be measured accurately. A charge delay register is 
included in the event-driven X-ray CCD imager device to 
enable recovery of the charge packets from neighboring pix- 
els for accurate measurement. When a charge packet reaches 
the end ofthe charge delay register, control logic either dumps 
the charge packet, or steers the charge packet to a charge FIFO 
to preserve it if the charge packet is determined to be a packet 
that needs accurate measurement. A floating-diffusion ampli- 
fier or other low-noise output stage device, which converts 
charge level to a voltage level with high precision, provides 
final measurement ofthe charge packets. The voltage level is 
eventually digitized by a high linearity ADC. 
U.S. Patent Publication No. 200410026623, published Feb. 
12,2004, to Doty et al, discloses an event-driven X-ray CCD 
imager device that uses a floating-gate amplifier or other 
non-destructive readout device to non-destructively sense a 
charge level in a charge packet associated with a pixel. The 
output of the floating-gate amplifier is used to identify each 
pixel that has a charge level above a predetermined threshold. 
If the charge level is above a predetermined threshold the 
charge in the triggering charge packet and in the charge pack- 
ets from neighboring pixels need to be measured accurately. 
A charge delay register is included in the event-driven X-ray 
CCD imager device to enable recovery of the charge packets 
from neighboring pixels for accurate measurement. When a 
charge packet reaches the end of the charge delay register, 
control logic either dumps the charge packet, or steers the 
charge packet to a charge FIFO to preserve it if the charge 
packet is determined to be a packet that needs accurate mea- 
surement. A floating-diffusion amplifier or other low-noise 
output stage device, which converts charge level to a voltage 
level with high precision, provides final measurement of the 
charge packets. The voltage level is eventually digitized by a 
high linearity ADC. 
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The related art disclosed above does not provide a single 
channel detector circuit that may be utilized with a wide 
variety of detectors and improve the response of existing 
detectors. Those skilled in the art have long sought and will 
5 appreciate the present invention that addresses these and 
other problems. 
SUMMARY OF THE INVENTION 
10 An objective of the present invention is to provide 
improved radiation detector circuitry. 
Another possible objective of the present invention is to 
provide an improved integrator circuit for receiving pulses 
from the radiation detector. 
Yet another possible objective of the present invention is to 
provide an improved event detector utilizing a specialized 
hysteresis two-threshold method for producing event signals. 
Yet another possible objective of the present invention is to 
20 provide a peak voltage detector with reduced drift noise by 
utilizing correlated double sampling for the detected peak 
value and the base reset value. 
A possible advantage of the present invention may com- 
prise utilizing sufficient bits in an analog to digital circuit for 
25 processing the detected peak voltage to provide a wide 
dynamic range over which the detected peak voltage can be 
usefully processed thereby eliminating electronic design 
adjustments for particular detectors andor the ability to pro- 
cess high and low energy pulses in a single electronics chan- 
Yet another possible objective ofthe present inventionmay 
comprise producing data collection processing signals 
locally without the need for a central computer. 
Yet another possible objective ofthe present inventionmay 
35 comprise features of the circuitry which may be repro- 
grammed either remotely or locally. 
Yet another possible objective ofthe present inventionmay 
comprise a radiation detector circuit that may be utilized with 
Any listed objects, features, and advantages are not 
intended to limit the invention or claims in any conceivable 
manner but are intended merely to be informative of some of 
the objects, features, and advantages of the present invention. 
45 In fact, these and yet other objects, features, and advantages 
ofthe present invention will become apparent from the draw- 
ings, the descriptions given herein, and the appended claims. 
Accordingly, in one embodiment the present invention pro- 
vides a method for detecting charged particle radiation or 
50 uncharged radiation that impinge on a radiation detector. In a 
preferred embodiment, the radiation detector produces pulses 
of electrical charge. The radiation detector may operate at a 
highvoltage, typically over 50 volts, or may not require a high 
voltage. The radiation may comprise charged particle radia- 
55 tion or uncharged radiation that impinge on a radiation detec- 
tor. The electrical pulses may comprise an amount of electri- 
cal charge that corresponds to the total energy deposited in the 
radiation detector by the radiation. The method may comprise 
one or more steps such as, for instance, providing a circuit 
60 comprising a capacitance connected between a first node and 
the secondnode, connecting the circuit to the radiation detec- 
tor such that the electrical charge produces a voltage across 
the capacitance, and connecting an amplifier input to the first 
node. Other steps may comprise configuring the amplifier to 
65 produce voltage pulses at an amplifier output representative 
of the electrical pulses wherein a peak voltage represents the 
energy in the radiation, and providing a current feedback loop 
15 
30 nel. 
4o a variety of different radiation detectors. 
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from the amplifier output to the amplifier input such that the age, transfer the digital detected peak voltage value to the 
current feedback loop supplies a current error signal to the memory, create a time tag, and store the time tag along with 
amplifier input. the digital detected peak voltage in a memory, which may be 
The method may comprise other steps such as providing a short term memory andor a more permanent memory 
resistance between the first node and the second node such 5 which may be accessed for analyzing the data. 
that the resistance is in parallel with the capacitance and such The method may comprise counting a number of radiation 
that a DC current error signal passes through the resistance to events or event detection signals produced during a selected 
the amplifier input. The method steps may comprise selecting period of time andor providing a clock for storing an asso- 
a magnitude ofthe resistance such that a discharge rate ofthe ciated time with the peak value digital value andor providing 
capacitance is much slower than an anticipatedpulse width of 10 memory for storing a plurality of the peak voltage digital 
the electrical pulses. The method may comprise providing an values with a plurality of the associated time and for storing 
operational amplifier in series with the feedback loop from the number of the event detection signals produced during a 
the amplifier output to the amplifier input. period of time. 
In one embodiment, the method may comprise selecting In one embodiment, the method may further comprise 
the capacitance to produce a desired peak output voltage V, 15 providing a bus for connection to a computer to transfer the 
for a respective radiation event in terms of volts per energy stored Plurality ofthe Peak voltage digital values, associated 
such that: time tags, and the number of the events detected during a 
period of time. 
The method may comprise utilizing the voltage pulses at 
20 the amplifier output for producing an event detection signal 
when an analog value leading edge threshold voltage is 
reached, and subsequently preventing another event detection 
signal from being produced until an analog value trailing edge 
threshold voltage, which is lower than the leading edge where 
25 thresholdvoltage, is reached. The methodmay comprise pro- 
E is the energy of the incident radiation in Mega electron ducing a digital value leading edge threshold voltage and 
voltages (MeV), e is the charge of an electron ( 1 . 6 ~ 1 0 - ~ ~  converting the digital value leading edge threshold value to 
coulombs), the lo6 converts MeV to eV, E is the detector's the analog value leading edge threshold value, 
required energy, in eV, to produce an electron-hole pair (3.62 In one embodiment, the method may comprise reprogram- 
is a typical value for certain silicon solid state detectors 30 ming the analog value lead edge threshold value by producing 
employed at 300" K), and Cfis the capacitance. a new digital value leading threshold voltage and transferring 
The method may also comprise applying the peak output the new digital value threshold voltage through a standard bus 
voltage to a peak voltage detection circuit to produce an connection to a logic circuit, which might be for example, a 
analog detected peak voltage, holding the analog detected field programmable gate array. The methodmay further com- 
peak voltage, and subsequently converting the analog 35 prise providing a high voltage circuit to adjustably supply the 
detected peak voltage to a peak voltage digital value. In one voltage of fromperhaps zero to over 500 volts or thousands of 
embodiment, the method may comprise resetting the peak volts to the radiation detector, utilizing software in a com- 
voltage detection circuit to an analog base value, converting puter to select a new high voltage for the radiation detector, 
the analog base value to a base value digital voltage, and and communicating through a standard bus to change to the 
determining a corrected peak voltage reading by calculating a 40 new high voltage for the radiation detector. 
difference between peak voltage digital value and the base The invention may further comprise a radiation processing 
value digital voltage. In one very specific embodiment, the circuit for processing pulses of electrical charge produced by 
methodmight possibly also comprise providing sufficient bits a radiation detector and may utilize one or more components 
during the converting such that each bit represents less than such as, for instance, a parallel circuit which may comprise a 
100 microvolts of the analog detected peak voltage depend- 45 capacitance in parallel with a resistance. The parallel circuit 
ing, for instance, on the maximum voltage range of the cor- may comprise a first end and second end with the first end 
rected peak voltage. More generally, the method may also being electrically connected to the radiation detector for 
comprise providing sufficient bits during the converting such receiving the electrical pulses and for producing a voltage 
that a wide dynamic range is achieved alleviating the need for across the capacitance. An amplifier input may be connected 
a high gain channel and a low gain channel to cover the span 50 to the first end of the parallel circuit with the amplifier being 
of possible radiation events. configured to produce an output voltage at an amplifier output 
The method may comprise steps such as utilizing the volt- representative ofthe voltage across the capacitor. A feedback 
age pulses at the amplifier output for producing an event loop for the amplifier may connect the amplifier output to the 
detection signal when a threshold voltage is reached, utilizing amplifier input with the parallel circuit being connected in 
the event detection signal to start a timing routine which 55 series with the feedback loop such that a current error feed- 
produces a start signal to start the converting of the analog back signal is directed from the second end of the parallel 
detected peak voltage to the peak voltage digital value, and circuit to the first end of the parallel circuit and back to the 
after the converting, then subsequently producing a reset amplifier input. Thus, in one embodiment, the feedback loop 
signal to reset the peak voltage detection circuit to an analog comprises a DC feedback loop through the resistance. The 
base value. A data collection control, such as a state machine 60 radiation processing circuit may further comprise an opera- 
or other type of timing circuit may be utilized to produce a tional amplifier in series with the feedback loop from the 
timing routine comprising timing signals applied to the amplifier output to the amplifier input such that the opera- 
appropriate circuits as required. tional amplifier produces the current error signal for applica- 
In one embodiment, the state machine or data collection tion to the second end of the parallel circuit. 
control or other timing or logic circuit may produce signals to 65 The resistance parallel to the capacitance may comprise a 
start the analog to digital converter to sample the analog magnitude such that the discharge rate of the capacitance is 
detected peak voltage to produce a digital detected peak volt- much slower than an anticipated pulse width of the electrical 
E.e.106 
vo = ~ Cf .E ' 
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pulses. The parallel circuit may be in a configuration such that required to be greater in absolute magnitude with respect to 
the voltage across the capacitance is proportional to the the trailing edge threshold voltage. 
energy in the incident radiation for a respective of the elec- In one possible embodiment, the leading edge threshold 
trical pulses. The amplifier may be configured to produce voltage may be greater in absolute magnitude with respect to 
output voltage pulses at the amplifier output which are pro- 5 the trailing edge threshold voltage by an amount of from 4 
portional in magnitude to the energy in the incident radiation millivolts to 200 millivolts, or by a percentage of the leading 
for a respective of the electrical pulses. edge threshold voltage, or by a percentage of a fixed voltage. 
The radiation processing circuit may further comprise a The comparator circuit may comprise a capacitance con- 
peak detect circuit operable to produce an analog detected figured to cause the analog trailing edge threshold voltage be 
peak voltage from the output voltage pulses at the amplifier i o  different than the analog leading edge threshold voltage as a 
output, the peak detect circuit may comprise an electronic result of increasing slew rate. 
switch responsive to a reset signal to reset the peak detect A method for processing radiation detector pulses may 
circuit to produce an analog base value, and an analog to comprise connecting the detector pulses to an event detector, 
digital converter operable to produce a digital detected peak configuring the event detector circuit such that when a leading 
voltage from the analog detected peak voltage. Other compo- 15 edge of a respective of the detector pulses becomes greater in 
nents may comprise a timing circuit operable to provide a absolute magnitude than a leading edge threshold voltage, 
start signal to start operation of the analog to digital converter then the event detector produces an event output signal. Other 
to produce the digital detected peak voltage. The timing cir- steps may comprise preventing the event detector from pro- 
cuit may also be operable to subsequently produce the reset ducing a subsequent event output signal until a subsequent 
signal to reset the peak detect circuit to thereby produce the 20 trailing edge of the respective of the detector pulses becomes 
analog base value. The timing circuit may also be operable to less in absolute magnitude than a trailing edge threshold 
initiate operation of the digital converter to produce a digital voltage. The leading edge thresholdvoltage may be greater in 
base value from the analog base value. absolute magnitude than the trailing edge threshold voltage to 
The event detector circuit may comprise a comparator and prevent false signals caused by noise riding on the detector 
a leading edge threshold circuit where the leading edge 25 pulses. 
threshold circuit is operable to convert a digital leading edge The method may further comprise producing a digital lead- 
thresholdvalue into an analog leading edge threshold voltage. ing edge threshold value, and converting the digital leading 
The comparator is then operable for producing an event signal edge threshold value to the leading edge threshold voltage. 
in response to the output voltage pulses at the amplifier output Other steps may comprise reprogramming the event detec- 
and the analog leading edge threshold voltage. 30 tor circuit by producing a new digital leading edge threshold 
In one preferred embodiment, the comparator is configured value and transferring the new digital leading edge threshold 
such that a trailing edge threshold voltage must be triggered value through a standard bus connection to a logic circuit, 
before the comparator produces a subsequent event signal. whichmay ormay not be a fieldprogrammable gate array, and 
In yet another possible embodiment, the radiation detector then on to a digital to analog converter (DAC) which controls 
circuit may further comprise a computer and a standard bus in 35 the threshold of the event detector comparator. 
communication with the computer. The computer and the Another embodiment may provide a system comprising a 
standard bus may be configured such that the computer is plurality of radiation processing circuits for processing elec- 
operable to reprogram the leading edge threshold circuit and trical pulses produced by a plurality of respective radiation 
provide a different digital leading edge threshold value for detectors. The plurality of radiation processing circuits may 
producing a different analog leading edge threshold voltage. 40 comprise elements such as an event detector circuit for pro- 
The computer may also be able to transfer the digital detected ducing an event signal for each of the plurality of radiation 
peak voltage and the time value for the digital detected peak processing circuits. Other elements may comprise a peak 
voltage from the memory to the computer through the stan- detect circuit to produce an analog detected peak value and an 
dard bus. analog base reset voltage for each of the plurality of radiation 
In another embodiment, a radiation processing circuit 45 processing circuits and an analog to digital converter. A 
comprises input circuitry for receiving the electrical pulses memory for each of the plurality of radiation processing 
produced by the radiation detector and producing processed circuits may be utilized for storing collected data. Other ele- 
voltage pulses, a memory for storing a digital leading edge ments may comprise at least one computer andor a bus for 
threshold value, andor a digital to analog converter circuit interconnecting the memory to the computer for transfer of 
operable to receive the digital leading edge threshold value 50 the collected data to the computer for each of the plurality of 
and produce an analog leading edge threshold voltage. In one radiation processing circuits. 
preferred embodiment, a comparator circuit is provided that In another embodiment, the invention may comprise a 
is operable for producing an event signal in response to the radiation processing circuit operable for selective connection 
processed voltage pulses and the analog leading edge thresh- to any of a plurality of different radiation detectors. In this 
old voltage. The comparator may be configured such that 55 embodiment, components may comprise a high voltage 
once the event signal is produced then an analog trailing edge power supply adjustable for each of the plurality of different 
threshold voltage must be triggered before the comparator radiation detectors, and a digital controller for the high volt- 
resets so as to be operable to produce a subsequent event age power supply for selectively controlling voltage applied 
signal, the analog trailing edge threshold voltage being dif- to the power supply from zero volts to greater than 500 volts, 
ferent than the analog leading edge threshold voltage. The 60 e.g., 1000 or 3000 volts, in response to a digital high voltage 
comparator circuit may comprise a resistance connected to an control value. An input circuit may be utilized to produce 
output of the comparator with a magnitude and being config- voltage pulses in response to the electrical pulses from the 
ured to produce the trailing edge threshold voltage. radiation detector. An event detector with a comparator may 
In one embodiment, the comparator may be configured for be utilized to produce an event signal in response to the 
producing the event signal when the processed voltage pulses 65 voltage pulses and an analog threshold voltage. A digital to 
become equal to or greater than the analog leading edge analog converter may be utilized to produce the analog 
thresholdvoltage. The leading edge threshold voltage may be thresholdvoltage froma digital thresholdvalue. Apeakdetect 
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circuit may be utilized to produce an analog detected peak 
value and an analog base reset voltage. A control circuit may 
be utilized to control a data collection circuit upon receipt of 
the event signal and to store collected data. In one embodi- 
ment, the control circuit may interface with the digital con- 
troller for the high voltage power supply and the digital to 
analog converter. A bus interface may be utilized for connect- 
ing the control circuit to a computer whereby the high voltage 
and the analog threshold voltage may be selected for any of 
the plurality of different radiation detectors by providing the 
digital high voltage control value and the digital threshold 
value from the computer to the control circuit. 
The radiation processing circuit may further comprise an 
analog to digital conversion circuit for each of the plurality of 
radiation processing circuits operable to convert the analog 
detected peak voltage and the analog base reset voltage to 
digital values. A corrected peak value may be produced by 
utilizing the digital values ofthe detected peakvoltage and the 
base reset voltage, such as by correlated double sampling 
(CDS) wherein the base reset voltage may be subtracted from 
the detected peak voltage. 
In yet another embodiment of the present invention for a 
system with a peak detector utilizing correlated double sam- 
pling, the radiation processing circuit may comprise an input 
circuit to produce voltage pulses in response to the electrical 
pulses. Other elements may comprise an event detector with 
a comparator operable to produce an event signal in response 
to the voltage pulses and an analog leading edge threshold 
voltage. Other elements may comprise a peak detect circuit 
operable to produce an analog detected peak value and an 
analog base reset voltage. An analog to digital conversion 
circuit may be utilized which is operable to convert the analog 
detected peak voltage and the analog base reset voltage to 
digital values, whereby a corrected peak value is produced by 
utilizing the digital values ofthe detected peakvoltage and the 
base reset voltage. For instance, a corrected peak value may 
be produced by subtracting the base value from the detected 
peak value. A control circuit may be provided which is oper- 
able to control a data collection circuit upon receipt of the 
event signal 
In another embodiment of the invention, a radiation pro- 
cessing circuit is provided for processing high energy and low 
energy pulses produced by a radiation detector through a 
single channel. In one possible embodiment, the high energy 
and low energy pulses may comprise an energy in a range of 
from 0.008 MeV to 500 MeV. High and low energy pulses or 
channels are referred to here in terms of a useful range of 
absolute values. However, in accord with one possible pre- 
ferred embodiment of the present invention, high and low 
energy pulses or channels may refer to the idea of an extended 
dynamic range that can cover a wide ‘range’ of pulse energy. 
In this sense, it is the range that extends from high to low 
energy channels rather than the absolute energy that can be 
detected and measured. In a presently described embodiment, 
the circuit is capable of over 90 dB of dynamic range, 65,536 
different levels, whereby due to a high slew rate amplifier, 
corrected peak value, and high resolution A/D circuit, as 
explained herein it is possible to provide a circuit that can 
operate over such a dynamic range. Because of the wide 
dynamic range, the circuit of the present invention is in no 
way to any particular high and low pulse energy ranges, 
which may be largely due to the detector itself. For example, 
with a 90 dB dynamic range, the circuit could measure pulses 
from 500 MeV down to 0.015 MeV. The same circuit, by 
hooking up a different detector, could measure from 1 MeV 
down to 0.0000316 MeV, or 1,000,000 MeV down to 31.6 
MeV. Related art circuits cannot do this and must be adjusted 
14 
to detect and measure, using two separate electronic chan- 
nels, any such wide range of high and low energy particles. 
Viewed in another way, the high and low energy pulses may 
be such that energy of at least some of the high energy pulses 
5 are a multiple of 100, 200, 500, 1000, 100,000 or the like as 
compared to at least some of said low energy pulses. The 
present invention detection and measurement of a larger 
range of pulses regardless of their absolute values, using the 
same detectors and when switching to different detectors. 
The processing circuit may comprise an integrator circuit 
comprising an input amplifier with a slew rate greater than 
1000 Vipec and being configured to integrate each of the 
high energy and low energy pulses and produce a voltage 
pulse proportional to the energy of the high energy and low 
15 energy pulses. Other elements may comprise a comparator 
circuit for receiving the voltage pulse and making a compari- 
son with a threshold voltage set to produce an event signal for 
both the high energy and low energy pulses. A peak detect 
circuit is operable to produce an analog detected peak value 
20 and an analog base reset voltage. An analog to digital conver- 
sion circuit is operable to convert the analog detected peak 
voltage to a digital detected peak value wherein the analog to 
digital conversion circuit utilizes sufficient bits in order to 
create a wide dynamic range. A control circuit may be utilized 
25 to initiate data collection of the analog detectedpeakvalue by 
activating the analog to digital conversion circuit in response 
to the event signal and resetting the peak detect circuit after 
the digital detected peak value is produced. A timer may be 
used to produce a time tag for association with each digital 
30 detected peak value produced by the analog to digital conver- 
sion circuit. A short term memory may be provided for tem- 
porarily storing the digital detected peak value and the time 
tag. An interface may be provided through which each digital 
detected peak value and the time tag are transferred to a 
35 computer memory, whereupon a plurality of digital detected 
peak values and a plurality of corresponding time tags are 
available for analysis at a subsequent time. 
While the present invention will be described in connection 
with presently preferred embodiments, it will be understood 
40 that it is not intended to limit the invention to those embodi- 
ments. On the contrary, it is intended to cover all alternatives, 
modifications, and equivalents included within the spirit of 
the invention and as defined in the appended claims. 
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45 BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a block diagram for a radiation detection circuit in 
accord with one possible embodiment of the present inven- 
tion; 
FIG. 2 is a circuit diagram for a computer adjustable high 
voltage detector supply in accord with one possible embodi- 
ment of the present invention; 
FIG. 3 is a circuit diagram for a high voltage adjustment 
circuit in accord with one possible embodiment of the present 
invention; 
FIG. 4 is a circuit diagram for a charge to voltage conver- 
siodintegrator circuit in accord with one possible embodi- 
ment of the present invention; 
FIG. 5 is a circuit diagram for apeakdetect circuit in accord 
with one possible embodiment of the present invention; 
FIG. 6 is a circuit diagram for a sample and hold plus 
analog to digital conversion in accord with one possible 
embodiment of the present invention; 
FIG. 7 is a circuit diagram which provides event detection 
utilizing hysteresis in accord with one possible embodiment 
of the present invention; 
50 
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FIG. 8 is a block diagram for a logic circuit to provide local d) allow high voltage adjustment by PC104, or other com- 
control of the detection circuitry in accord with one possible puter bus, computer, andor 
embodiment of the present invention; e) interface to high voltage measurement circuit so that 
FIG. 9A is a block diagram for programming interface for high voltage can be measured, monitored, and modified as 
the logic circuit ofFIG. 8 to permit local andremoteprogram- 5 needed. 
ming or reprogramming of the detector circuitry in accord Referring to FIG. 2, U27 creates an approximate 2 KHz 
with one possible embodiment of the present invention; oscillator. Its output is used to drive TX1 through 4 4  and 43 .  
FIG. 9B is a continuation of the block diagram of FIG. 9A; The amplitude of the signal within TX1 is determined by the 
FIG. 10 a block diagram of a bus interface to permit stan- controlling circuit, HV-ADJ which drives the base of 43 .  
dardized connection ofthe detection circuitry to other devices i o  The primary side of the circuit runs off +12V in order to be 
in accord with one possible embodiment of the present inven- able to obtain the necessary high voltage output range. TX1 is 
tion; and a small, 25 mW, step up transformer which can transform 
FIG. 11 is a block diagram showing multiple radiation input voltages to approximately 100 times their original volt- 
detection circuits and other equipment interconnected in age at switching frequencies between 50 Hz to 3 KHz. The 
accord with one possible embodiment of the present inven- 15 diode and capacitor chain on the secondary side of the circuit 
tion. then multiply this voltage by 2 for every stage of diodes and 
capacitors (e.g. C106, D8, C109, and D9 create one stage). 
R75, C104, and R73 create an output filter to suppress the 
noise created by this method of creating high voltages with 
High voltage adjustment circuit 18 is shown in FIG. 2 and 
in more detail in FIG. 3. High voltage adjustment circuit 18 
may be used to: 
a) receive an 8 bit value from a logic circuit whichmight be 
(field programmable gate array) FPGA 20 or another 
type of logic circuit, which provides control over detec- 
tion circuit 10, and may be used to adjust the high volt- 
age level, 
b) convert the 8 bit value to a corresponding analog voltage 
between 0 and 12V, and 
DESCRIPTION OF PREFERRED 
EMBODIMENTS 
20 large amplitude oscillations. 
Referring now to the drawings, and more particularly to 
FIG. 1, there is shown a block diagram for radiation detector 
circuit 10 in accord with one possible embodiment of the 
present invention. Radiation detector circuit 10 is program- 
mable to operate with different radiation detectors and in a 25 
manner that is believed to improve operation of related art 
radiation circuits. Accordingly, radiation detector circuit 10 
interfaces to radiation detector 12 and provides radiation 
events data to data bus 14 which may be a PC104 computer 
bus interface or other computer bus. Multiple radiation detec- 30 
tor circuits 10 can be stacked together in a PC104, or other 
computer bus, bus stack to create a multiple detector system this embodiment, NAND gates u 2 5  and u26  are 
as indicated in FIG. 11. employed to invert the default value of the FPGA. When the 
Radiation detector circuit 10 may be programmed to oper- FGPA is initially powered on, a high value is present on its 
ate with a wide range of different types of radiation detectors 35 pins, Ifnot inverted, this would drive the high voltage circuit 
12 by Providing the high voltage and interfacing to detect the to its maximum level and potentially damage the detector. 
signal produced thereby. In one embodiment, the radiation Referring to the FIG, 3, ~ 9 8 ,  and ~ 7 1  create a negative 
detector may be of the semiconductor type. In this case, voltage reference for the digital to analog (DAC) converter, 
radiation detector 12 can be modeled as a diode. A reverse ~ 2 2 ,  Note-The circuit the ~ ~ 1 0 4 ,  or other computer 
bias applied to radiation detector 12 by the high voltage 16 40 bus, bus +12V power. A more accurateistable design could be 
creates a depletion region within radiation detector 12. When realized using a stable +12v reference, The digital inputs 
chargedparticlesenterthedepletionregion, freeelectronsare HV-ADJ [7 , , , 01 are used to adjust the DAC to a level 
created, resulting in an electrical current flow. It will be noted required to obtain the required high voltage, High voltage 
that a guard ring (not shown) may be utilized if desired for adjustment circuit 18 operates in conjunction with high volt- 
COnnection to a solid state diode. For this Purpose, a thin 45 age measuring circuit 22 (See FIG. 1) to adjust and verify that 
‘‘Par#’ cathode (not shown) is used around the Periphery of the proper high voltage is produced. The computer program 
the signal cathode and gives it the same voltage as the signal the high voltage through the high voltage measur- 
anode. The guard collects the noisy surface Currents. Since ing circuit and thenmakes continuous adjustments to keep the 
there is no voltage difference between the Signal and guard highvoltage at the correct level. This mechanism ensures that 
anode, no noisy currentflowsbetweenthemandthereforethe 50 the proper voltage is always applied to any radiation detector 
signal anode is freed from the surface noise. 12 with which the radiation detection circuit 10 is used. It also 
In a preferred embodiment, radiation detector 12 is not allows for a computer program to ramp the high voltage up 
integrated into the detection circuit 10 as per related art and down at an appropriate rate to prevent damage to radia- 
designs. Instead, radiation detector 12 circuit includes con- tion detector 12 during initialization or deactivation, ~ 7 1  is 
nectors (not shown) allowing connection of radiation detector 55 selected as a trim resistor to set the following relationship 
12, or other types of detectors to be used. when HV-ADJ [7 . . . 01 is OxFF: 
Referring to FIG. 1 and to FIG. 2, there is shown computer 
controllable high voltage power supply 16. In one possible 
embodiment thereof, a non-limiting list of some of the pos- A low bias current Opamp is required due to the input ofthe 
sible purposes of the high voltage power supply 16 may 60 OpAmp ‘seeing’theDAC internal feedbackresistance, nomi- 
comprise at least some and possibly all of the following nally 11K Ohms. For example, the OP484, U9C has an 80 nA 
functions: input bias resulting in only 880 pV input offset voltage. C99 
provides phase compensation for stability when using high 
speed amplifiers. C99 is used to cancel the pole formed by the 
65 DAC internal feedback resistance (11K Ohms) and output 
capacitance at the output of U9C. U9C provides a buffered 
output to drive the high voltage circuit input. 
C) buffer the output driving the high voltage circuit, 
VOm=- V,,(255/256) 
a) create 0 to -lOOOV for detector biasing, 
b) create the required highvoltage from the PC104, or other 
c) employ voltage multiplication to create a high voltage, 
computer bus, bus power, 
low current supply, 
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Referring to FIG. 1 and FIG. 4, charge to voltage conver- 
siodintegrator 24 may preferably perform the following 
functions: 
a) accept charge created by the particle entering radiation 
b) transform the charge into a voltage, 
c) integrate the amount of charge to provide the ‘area under 
the curve’ or total amount of charge emitted by radiation 
detector 12, 
d) hold the resulting voltage long enough to be peak 
detected in the next circuit, 
e) buffer the output so that the input circuit can operate 
independently of the output interface, and 
f) discharge the capacitor to be ready for the next incoming 
pulse. 
The output voltage (INT-OUT) is created by the incoming 
charge: 
detector 12, 
QD 
Cf 
vo = - 
whereVo is the output voltage, Q is the charge onthe capaci- 
tor (supplied by the detector), and Cfis the size of the capaci- 
tor (C29). 
In order to find the charge from the detector, flowing to the 
capacitor, Q we use the following formula: 
E is the energy of the incident radiation in Mega electron 
voltages (MeV), e is the charge of an electron ( 1 . 6 ~ 1 0 - l ~  
coulombs), the lo6 converts MeV to eV, E is the detector’s 
required energy, in eV, to produce an electron-hole pair (3.62 
is a typical value for many semiconductor detectors employed 
at 300” K). 
Using the equations below, Vo can be determined by know- 
ing the size of the capacitor and the incoming charge. 
E.e.106 
vo = ~ 
Cf .E 
The output voltage per incoming particle energy is of interest. 
This is: 
If C29 were selected, for instance, to be 10 pF: 
Vo 1.6. lo6 4.4 mV 
E 10 pF.3.62 MeV 
- - - ~ 
The upper range for this embodiment of integrator circuit 
24 might possibly be designed to measure, as an example 
5 
10 
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only, 500 MeV particles. For an example 500 MeV particle, 
the output of the integrator circuit 24 produces 2.2 volts. 
Related art designs utilize voltage feedback. Voltage feed- 
back, as the name implies, refers to a closed-loop configura- 
tion in which the error signal is in the form of a voltage. 
Voltage feedback is commonly used in op amp design. The op 
amp input then responds to voltage changes and produces a 
corresponding output voltage. Current feedback refers to any 
closed-loop configuration in which the error signal used for 
feedback is in the form of a current. A current feedback op 
amp responds to an error current at one of its input terminals, 
rather than an error voltage, and produces a corresponding 
output voltage. 
The inventors submit that these related art designs would 
not allow accurate tracking of the incoming pulse, although 
the problem has apparently not been appreciated. By utilizing 
current feedback as indicated by arrow 29, the slew rate will 
be maximized for the capabilities of any particular op amp 
utilized. As a result of the present design, increased charge 
particle differentiation is available as compared to previous 
designs. The related art voltage feedback design results in a 
lack of discrimination capability between various charged 
particles and radiation sources. 
In order to track a 2.2 volt pulse over 5 ns, a 440Vips slew 
rate circuit is required. Assuming the worst case would be a 
pulse as short as 2 ns, 11OOVips slew rate is required. A 
preferred high slew rate amplifier for this purpose results in 
selection of a current feedback amplifier rather than one with 
voltage feedback.AnADX001 OpAmp, whichmay beused in 
one preferred embodiment, supplies 1200Vips slew rate. 
J17 connector may be included to allow connection to a 
pulse generator for test purposes. J5A JFET increases the 
input impedance and serves to isolate the input biasileakage 
current of US from the charge storing capacitor C29 (10 pF.) 
J5B is configuredas a constant current source which results in 
directing all the incoming signal current into the non-invert- 
ing input ofU8. Because a current feedback amplifier is used, 
C29 cannot be put directly in the feedback path. Instead, U7 
is required as a buffer to isolate the capacitor, C29, from US’S 
feedback path. R36 (107 ohms) may be utilized for circuit 
stability (damping). The output of the circuit idles at a DC 
voltage of about 0.35V (from tests). 
R12 (1 MEG) plays two roles, providing a DC feedback 
loop for the circuit and discharging C29 with a time constant 
of 10 ps. The time constant is much greater than the antici- 
pated width of the detector pulses to be detected as discussed 
above. Accordingly, due to current feedback, parallel circuit 
26, comprising C29 in parallel with R12, is in series with the 
current feedback path. DC current flows through R12 as indi- 
cated by arrow 28, whereupon the current feedback is applied 
to amplifier input 30. 
Referring now to FIG. 1 and FIG. 5 there is shown peak 
detect circuit 32. Preferred embodiment purposes of the peak 
detect circuit 32 may include: 
a) receive the incoming pulse from integrator 24, 
b) provide DC offset and gain to meet the analog to digital 
converter’s -2.5 to +2.5V input range, 
c) detect and hold the peak of the incoming pulse long 
enough for sample and hold circuit 36 to acquire the signal, 
d) increase the time scale of the signal from the 200 ns 
range to the 200 ps range, and/or 
e) reset the peak held signal via control from FPGA 20 
logic. 
J18 may be used to allow the injection of a signal to emulate 
integrator 24 output for testing. J23 is the test point for the 
gain stage output (U3A) and J24 is the test point for the peak 
detector output (U3C). J18 can be used to install sensors with 
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a remote preamp. U24 provides a constant DC offset to the to the time stretching of the signal by integrator circuit 24. In 
output of the gain stage regardless of PC104, or other com- order to rise to the needed 2.2 volt input within 100 ns, only a 
puter bus, bus power fluctuations. The signal from the previ- 22VIps slew rate is required. 
ous stage is AC coupled via C163 so that its DC variations do The output of the gain stage, U3A is passed to the input of 
not affect this stage, In the present design, U3A, the gain U3B, the peak detection circuit. U3B forms a ‘superdiode’ 
stage, amplifies the signal by 2.27 resulting in a 5V signal configuration With D4 and J4A. This configuration over- 
created from a 500 MeV event at U3A’s output. C132 (10 pF) comes the voltage drop (aPProx. 0.6v) normally associated 
may be included for stability, creating a lowpass filter with with a forward conducting diode. current is flowed through 
D4 whenever the signal on pin 5 (non-inverting input) ofU3B a -6 dB point at 1.6 MHz. 
10 exceeds that of pin 6 (inverting input) of U3B. The resulting 
passed to event charge is stored on the capacitor C51 (1500 pF) to create the 
detection circuit 34 via GAINST-OUT. This configuration peak incoming voltage, J4A functions to increase the imped- 
event detection process indicating that an event has occurred. to maintain U3B’s in the of voltages 
This method is desired to implement hysteresis by detecting 15 appearing on pin 7 of U ~ B ,  this case, the loop is closed 
the rising and falling slopes ofthe gain stage output as dis- employing D3 and R24 rather than allowing U3B to become 
cussed hereinafter in the description of event detection circuit an open loop, large gain circuit. C42 (150 pF) is included for 
34. A node analysis of the gain stage, U3A, provides the stability and low pass filtering. 
relationship of its output, pin 1 of U3A, versus its input, pin 3 Peak detect discharge circuit 39 is made up of Q l , Q 2  and 
of U3A: 20 supporting circuitry. Peak detect discharge circuit 39 receives 
a negative going pulse from FPGA 20 turning Q1 on. Q1 then 
supplied a positive voltage to 4 2  turning it on as well and 
discharging C51 (1500 pF) through R27 (10 k) to produce a 
base reset value output from U3C. R30 (10.2 k) and C52 (10 
25 pF) facilitate turning 4 2  off, and R25 (102 k) performs a 
similar function for Q1. D5 clamps the incoming voltage to 
5 
The Output Of the gain stage v 3 A )  is 
the non-peak detected to be used to trigger the ance seenby C51 and decreasing its discharge rate. D3 Serves 
~ v o -  v i  = 12 , 
R20 
vo is the output voltage, pin of U3A, vi is the input 
voltage, pin 2 and pin 3 ofUSA (pin 2 and 3 are equal due to 
the negative feed back through R20). R20 (10K) is the feed- 
that it does not go negative 
needed for testing with a function generator). R49 (51.1) is a 
matching resistor for use witha functiongenerator and should 
30 not be populated in the flight design. Peak detect discharge 
circuit, as indicated at 39 in FIG. 5, receives signals from a 
+3.3V FPGA thus requiring Q1 to employ +3.3V. Not doing 
so would supply +5V to FPGA 20 outputs in some situations. 
U3C is a voltage follower used to buffer the resulting peak 
35 detected signal whereby peak detect circuit 32 produces a 
detected peak voltage and base reset voltage. 
Referring to FIG, 1 and FIG, 6, there is shown the com- 
bined sample and hold (SIH) circuit 36 and analog to digital 
converter circuit (ADC) 38, both of which may be imple- 
Sample and hold circuit 36 may be utilized as follows: 
a) take a sample of the signal produced by peak detection 
circuit 32, 
b) hold the sample long enough for the analog to digital 
converter circuit (ADC) 38 to create a quantized number 
representing the voltage level on SIH 36, 
c) sample both the detector output signal and the reset value 
back resistor, and i, is the current through R20. 
Vi-2.5 . 
~ = 13 
R19 
R19 (10K) connects the circuit to the 2.5V bias supply in 
order to make the range -2.5 to +2.5 for the analog to digital 
converter. The current through R19 is i,. 
40 mented in integrated circuit U11 in FIG. 5. 
v i  , 
R22 = 1 3  
R22 (31.6K) is the incoming signal gain setting resistor. 
45 The current through R22 is i,. 
i,+i3=i2 
All the currents entering and leaving the node, Vi (pin 2 of 
U3A) must equal. 50 and 
for the purpose Of performing 
d) suppress droop characteristics over the time required for 
ADC 38 to produce its results. Droop error is kept low in the 
present design. Droop error is the error due to discharge of 
capacitor 51 which occurs during periods of long peak-hold 
R20 - R20 R22 R19 R19 Previous designs did not appreciate the advantages ofusing 
R20 R20 R20 2.5.R20 correlated double sampling (CDS) as described herein. The 
v o = v 1 - + - + -  ( R 2 0  R22 R19)  =- R19 inventors submit that an advantage of CDS is that it subtracts 
correlated noise between the reset sample and the data 
V o = V 1 1 + - + -  =- 60 sample. This decreases low frequency noise such as drift. 
Only the signal created by the radiation event are measured 
rather than any spurious offsets. 
A non-limiting list of purposes of analog to digital conver- 
sion (ADC) circuit 38 may or may not comprise one or more 
a) produce a numerical representation of the signal being 
V o -  Vi V i  V i -  2.5 ~-
R20 = R22 +T 
55 duration. Vo Vi V i  V i  2.5 - - - + - + - - -  
R20 R20 2.5.R20 ( R22 R19)  R19 
Peak detect circuit 32 in the present embodiment may be 
based on the OP-467 OpAmp. This is a voltage feedback 
amplifier witha slew rate of 170VIps. While the high slew rate 6 5  or all of the following: 
of integrator 24 provides an improved response as compared 
to related art designs, a slower slew rate is acceptable here due measured, 
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b) interface to the FPGA for control signals, andor over 90 dB of dynamic range, 65,536 different levels, 
c) provide the separation point between the analog circuits whereby due to a high slew rate amplifier, corrected peak 
and digital circuits. value, and high resolution AID circuit, as explained herein it 
In the circuitry of combined sample and hold (SIH) circuit is possible to provide a circuit that can operate over such a 
36 and analog to digital converter circuit 38, there are two 5 dynamic range. The peak voltage of at least some high energy 
distinct power systems being employed. These are analog pulses as compared to at least some low energy pulses may 
power and ground and digital power and ground. Analog differ by a multiple of from approximately 100 to 100,000 or 
power is shown as +5VA and analog ground is shown as the more and the processing circuit of the present invention will 
three line ground symbol such as on C63. Digital power is be able to record accurate values which may be analyzed at a 
shown as +5V and digital ground is represented as the triangle i o  later time. The related art circuitry is simply unable to do this 
ground symbol like is used on C62. The bypass caps on the andthereforerequires special channels forrelatively highand 
various power interfaces employ both a large tantalum low energy pulses. 
capacitor and a smaller ceramic capacitor. This arrangement For instance, peak detect circuit 32 is operable to produce 
is being used to allow the bypassing scheme to cover a larger a range of output which might be called a maximum voltage 
range of noise frequency than could be covered by a single 15 range, or maximum dynamic voltage range, or maximum 
capacitor. 
The input filter made up of L2, R50, and C80 are in place to 
suppress noise spike that emanate from the input of ADC 38 
which are caused by the internal signal switching ofADC 38 
and SIH 36. ADC 38 is being operated in a single endedmode 
by grounding the Ain-input, pin 2 of U11. 
The control pins interfacing to FPGA 20 provide the fol- 
lowing functions: 
SHDN'-Power shutdown. When driven low with CS' low 
ADC enters 'nap mode' [7.5 mW]. When driven low with CS' 
high, enters sleep mode [5 mW]. This design employs nap 
mode and not sleep mode. Note-normal operation during 
active is 220mW. Note-nap mode requires a 20011s wake-up 
time, sleep mode requires a 160 ms wake-up time. 
CS'-Must be low for the ADC to recognize CONVST' and 
range. If the maximum dynamic voltage range is 5 volts for 
said analog detected peak voltage, then analog to digital con- 
version circuit 38 utilizes sufficient bits such that digital val- 
ues produced thereby have a resolution of the maximum 
20 range of said analog detected peak voltage, or 5 volts, divided 
by at least 60,000, or in this case by 65,536. The actual 
number of bits may be varied appreciably but it will be appre- 
ciated that only if the analog detected peak voltage is of 
suitable quality as taught by the techniques herein, that the 
25 high resolution will be useful. However, with a good quality 
or accurate and low noise analog detected peak voltage, then 
the resolution provided eliminates the need for separate elec- 
tronic channels. 
Because of the wide dynamic range, the circuit of the 
30 present invention is in no way to any particular high and low 
RD'. pulse energy ranges, which are largely due to the detector 
CONVST'xonversion start. Conversion starts on its fall- itself. For example, with a 90 dB dynamic range, the circuit 
ing edge when CS' is low. couldmeasurepulsesfrom500MeVdownto 0.015 MeV.The 
RD-Read input. Logic low enables the output drivers same circuit, by hooking up a different detector, could mea- 
when CS' is low. 35 sure from l MeV down to 0.00003 16 MeV, or 1,000,000 MeV 
BUSY'-Provides the converter status to the FPGA. It is down to 31.6 MeV. High and low energy pulse energy ranges 
low when a conversion is in progress. Data is valid on the may also be specified as amultiple of each other. For instance, 
rising edge of BUSY'. the high energy pulses may comprise a detected peak value 
ADC 38 can run up to 333 ksps (kilo samples per second), greater than one hundred or greater than two hundred or 
but is only being used at 1 ksps in a preferred embodiment of 40 greater than five hundred times an anticipated detected peak 
this application. ADC 38 may be a 16 bit successive approxi- value of the low energy pulses. Related art circuits cannot do 
mation algorithm ADC. In this case, each least significant bit this and must be adjusted to detect and measure, using two 
represents 76.3 pV. By itself it has a signal to noise ratio of 90 separate electronic channels, any such wide range of high and 
dB and 100 dB total harmonic distortion. It has no missing low energy particles. The present invention detection and 
codes, andno pipeline delay. The internal reference (1 5 ppnd" 45 measurement of a larger range of pulses regardless of their 
C.) is used rather than employing an external one. The inter- absolute values, using the same detectors and when switching 
nal clockruns asynchronous to the FGPA. The full-scale input to different detectors. For instance, high and low energy par- 
range is -2.5V to +2.5V. The present design eliminates the ticles result in production of what may be referred to as high 
need for two separate channels one ofwhich is at high gain for energy pulses and low energy pulses, and where at least some 
smaller signals. The two separate channel process has been 50 of the high energy pulses and low energy pulses may differ 
used perhaps for decades and those of skill have not appreci- from eachother by a factor of 100,200,500,10,000,100,000 
ated that it is unnecessary. The present design eliminates the or greater. 
two channel design as used in the related art, and which must SIH 36, ADC 38, and peak detection reset may be hardware 
normally be specially tuned to a particular detector and bias- controlled by a suitable state machine implemented in FPGA 
ing arrangement, and instead provides increased dynamic 55 20, such as state machine 68 shown in FIG. 8. Thus, state 
range which translates into the ability to detect both high machine(s) 68 acts a data collection control. Other types of 
energy and low energy events with the same configuration, logic or logic circuitry may also be utilized. In this example, 
and for improved use with different detectors. the state machine may operate on a 10 KHz clock (0.1 ms). 
High and low energy pulses or channels may be referred to The state machine can complete its cycle in 10 clock cycles or 
here in terms of auseful range ofabsolutevalues. However, in 60 1 ms resulting in the 1 KHz radiation event sampling rate. 
accord with one possiblepreferredembodiment ofthe present Referring to FIG. 1 and FIG. 7 there is shown event detec- 
invention, high and low energy pulses or channels may refer tion wihysteresis circuit 34. A threshold adjust circuit 46 may 
to the idea of an extended dynamic range that can cover a wide be computer controlled and is used to apply a threshold volt- 
'range' of pulse energy. In this sense, it is the range that age to comparator circuitry 48 which utilizes comparator U4 
extends from high to low energy channels rather than the 65 to determine when an event is detected. As non-limiting 
absolute energy that can be detected and measured. In a examples, event detection circuit 34 may be used to perform 
presently described embodiment, the circuit is capable of some or all of the following functions: 
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a) receive an S bit number via threshold adjust 46 from inputs EV-DACD [7 . . . 01 are used to adjust the DAC to a 
FPGA 20 for setting the detection threshold. The detection level representing approximately 0 to 25% ofthe circuit’s full 
threshold by be changed as desired for changing radiation scale, 5V ADC input or 500 MeV radiation event. R3 is 
detectors 12, or for detecting different types of radiation selected as a trim resistor to set the following relationship 
pulses with the same radiation detector 12, or for other rea- 5 when EV-DAC [7 . . . 01 is OxFFFF: 
sons b) allow the setting of the threshold of 0 to 25% of 
maximum circuit dynamic range (500 MeV), 
VOm=- V,,(255/256) 
c) select events detected via the threshold level, 
d) employ hysteresis to suppress false triggering on noisy 
A low bias current opamp is required due to the input of the 
opamp ‘seeing’ the DAC internal feedback resistance, nomi- 
rising edges of detector pulse, 10 nally 11K Ohms. The OP467, U3D has a 10 nA input bias 
e) supply event pulse FPGA 20 for two purposes: start of resulting in only 110V input offset voltage. C7 (33 PF) pro- 
data gathering process for event, and counting of number of vides Phase compensationforstabilitywhenusinghigh speed 
events occurring per minute, and amplifiers. C7 is used to cancel the pole formed by the DAC 
f) triggers the storing oftime tags with each measured and internal feedback resistance (1 1K ohms) and output capaci- 
stored radiation event. 
In one embodiment, event detector circuit 34 can measure Resistors R37 (51.1K), and R38 (200K) take the 0 to 
up to 1000 events per second, but event counter is asynchro- aPProx. O S ’  input from the DAc and translates it into 1 to 
nous to system clock and can count more than 1000 events per 1.375v for comparison With the incoming Signal Pulse. The 
second. In one embodiment, a 15 bit time tag counter may be comparison is implemented by the comparator u4.  R5 
used which has a 0.1 ms period, wrapping around in 3.2768 20 (184K), R7 (150K), andR39 (150K) are used to translate the 
seconds. incoming -2.5V to +2.5V signal into 1 to 2.5V. The incoming 
One of the problems with related art designs is sensitivity Signal, PULSE-IN is COnnected to the gain stage output 
to noisy detector pulse signals. In many cases, noise will be GAINST-OUT. The 1 to 1.375v Signal onthe inverting input 
present on these signals. This resulted in spurious false trig- of u 4  represents 0 to 25% of the 1 to 2 . W  signal on the 
gers during the rising edge of the pulse being detected, 25 non-inverting input ofU4, allowing pulse detection threshold 
Related art designs designed for particular detectors may use Over the lower 25% ofthe detected signal. 
specialized biasing circuits to attempt to overcome these R8 (10M) Provides DC hysteresis, and c76  (0.0047 PF) 
problems, The present invention provides hysteresis tech- provides AC hysteresis. In a preferred embodiment, the com- 
niques for this purpose as discussed below that are SO effec- bination of AC and DC hysteresis creates clean oscillation- 
tive that the present design can be utilized with different 30 free switching. The use of hysteresis consists of shifting the 
radiation detectors. input offset voltage of the comparator when the output 
Employing hysteresis as discussed herein ensures that only changes state. Hysteresis forces the comparator to move 
one pulse is produced per eachrising edge, and only one pulse quickly through its linear region, eliminating oscillations by 
produced per radiation event. In one preferred embodiment, overdriving the comparator under all input conditions. HYs- 
effectively two different triggers are utilized, namely a lead- 35 teresis may be A c  Or DC. A c  techniques do not shift the 
ing edge trigger for the leading edge of the detector pulse and apparent offset voltage ofthe comparator, but require a mini- 
a trailing edge trigger for the trailing edge of the detector mum input signal Slew rate to be effective. 
pulse. In other words, there is what may be referred to as a DC hysteresis works for all input slew rates, but creates a 
leading edge threshold voltage or value and a trailing edge shift in offset voltage dependent on the previous conditions of 
threshold voltage or value that are utilized to effect the hys- 40 the input signal. R8 may be set for any desired trailing edge 
teresis process. The trailing edge trigger, or leading edge trigger, may be variable, and could be a computer controlled 
threshold voltage or value, may be preferably less in magni- value, if desired, as is the value for the leading edge trigger. 
tude than the leading edge trigger by an amount ofnoise in the One advantage of the LTlOl 1 hysteresis configuration, as 
signal and in this embodiment is set for a desired amount by used in the example circuit, is that it does not force any signals 
R8 as discussed below. As an example of operation, for a 45 back onto the input signal source (potentially changing the 
positive pulse, if the leading edge trigger is set to a one volt input signal). Instead, it takes advantage of the balance input 
signal, then the trailing edge trigger, or trailing edge threshold pins (pins 5 and 6) to provide fast, clean output switching 
voltage or value, might be set at some desired number of from low to high frequencies. Although use of a comparator, 
millivolts, e.g., 20-70 millivolts below this level with R8. In by utilizing a feedback resistor to connect the output to a 
this way, a leading edge with 10 millivolts of noise riding on 50 non-inverting input, a leading edge threshold and trailing 
the signal would not oscillate around the one volt trigger level edge threshold requirement for the comparator could be 
as the leading edge approaches the one volt level, and thereby effected. AC hysteresis is formed byC76 bypassing one ofthe 
indicate more events than actually occurred. Instead, once the balance inputs, pin 6 to +5VA. When the output changes, the 
event is triggered, then the input signal level will have to drop balance pins shift slightly. If one is bypassed, pin 6, AC 
back to the trailing edge trigger before the circuit will produce 55 hysteresis is created. The result of AC hysteresis is that a 
another event output signal. It will be noted that the same larger input offset voltage is required to make the compara- 
principle may be used for a negative going pulse whereby the tor’s output switch at higher frequencies than at lower fre- 
absolute magnitude of the leading edge trigger voltage will quencies. This helps decrease false triggers due to noise. 
still be greater than that of the trailing edge trigger voltage, R6 is the pull-up for the open collector output of U4, and 
e.g. a leading edge trigger for a negative pulse may be -1 volt 60 J22 is a test point to view the event detection comparator 
output. 
Referring to the FIG. 7, C1 (0.1 pF), R2 (5.23 k), D6 Referring to FIG. 1, FIG. 7 and FIG. 8, output frompin 7 of 
(DIN41 50) and C4 (1 pF) create a negative voltage reference comparator U4 is applied to event counter 40 in FPGA 20 
for the digital to analog (DAC) converter, U2. The digital (See FIG. 8). Event counter 40 in FPGA may preferably be a 
inputs EV-DACD [7 . . . 01 provides a leading edge threshold 65 16 bit counter that counts each rising edge. “Event counter 40 
digital value from FPGA 20 which is converted by U2 to an is asynchronous to the other system clocks (10 KHz clock and 
analog leading threshold voltage at pins 1 and 2. The digital computer bus clock). Comparator U4 threshold level is set 
15 tance at the output of U3D. 
and a trailing edge trigger might be -0.97 volts. 
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between 0 and approximately 25% of full scale by the 8 bit inherently digital interface. A more quiet analog power and 
EVENT-THRESHOLDiTHRS-ADJD [7 . . . 01 supplied by ground are created by ferrite bead isolation and bypassing 
the PC104 bus interface 42. Once per minute, the Event physically separated planes. The strategy used in this isola- 
Counter value is transferred to the EVENT-CNT [ 15:0] bus tion is one of considering the frequencies of the analog and 
interface 42 area in FPGA 20 and the OK-RD-EVENT-CNT 5 digital circuits. For low frequency systems, it is generally best 
bit is set. A free running Minute Counter uses the 10 KHz to have one contiguous ground plane so that there are less DC 
clock counting from 0 to 599,999 to equal one minute. The discontinuities. For higher frequency systems, splitting the 
transfer of Event Counter to EVENT-CNT [ 15:0] occurs on ground planes is generally preferred to suppress noise cou- 
the rising edge of the 10 KHz clock at count 599,999 of the pling between the digital and analog circuits. 
Minute Counter. In addition, on the same rising edge, the i o  Referring to FIG. 1 and FIG. 8, in one embodiment EPLDi 
minute counter is reset to 0. During the 10 KHz clock cycle FGPA circuit 20 may be used to perform one or more of the 
after count 599,999, the Event Counter is reset and starts following non-limiting list of functions: 
counting events for the next minute after one clock cycle (1 00 a. provide event counter 40 to count the number of events 
ps) has passed. The Event Counter counts events at all time occurring per minute, 
except for the 100 ps when it is being reset. The Event Counter 15 b. provide PC104, or other computer bus, bus interface 42 
is reset on the next count after count 599,999 of the minute to allow access to the circuit via a PC104, or other computer 
counter (count 0). When the EVENT-CNT [ 15:0] is read, the bus, 
OK-RD-EVENT-CNT bit is reset. Writing a ‘1’ to c. provide SIH control, A/D control, Peak detect reset, 
RST-EVENT-CNT resets both the minute counter and the Digital correlated double sample (CDS): receives pulse from 
Event Counter. Event counter bus interface signals: 20 event detection 34 and then proceeds through a step-wise 
EVENT-CNT [15:O]-Reads the number of events that process to measure and store the radiation event data and 
have occurred within the last minute cycle. It is implemented associated time tag, 
as a wrap around counter not stopping at maximum count: d. provide electronic memory FIFO 56 and 60-two 32 
65,535. The event counter is asynchronous and counts each deep by 16 bit FIFOs used to store event data and time tag 
leading edge of the event comparator (except during 100 ps 25 respectively, 
each minute required for resetting the counter). The event e. provide Time Tag generator 58-10 KHz clock gener- 
counter is transferred to EVENT-CNT [15:0] once per ated time tag, stored with each event to indicate when it 
minute. The event comparator’s threshold is set by THRS- occurred (Time Tag generator 58 may be referred to herein as 
ADJD [7:0]. OK-RD-EVENT-CNT-Bit set once per a clock or timer), and/or 
minute. Bit is set at terminal count of 599,999 on 10 KHz 30 f. produce system 10 KHz clock generator 62-receives 
clock leading edge. Bit is reset when EVENT-CNT [15:0] is PC104, or other computer bus, bus clock and divides it down 
read. to 10 KHz, done for the purpose of keeping all boards in 
RST-EVENT-CNT-Writing ‘ 1 ’ resets both event system synchronized for correlation of incoming radiation 
counter and minute counter. The controlling computer pro- events. 
gram must first write a ‘1’ and then write a ‘0’ as they are 35 FPGA 20 may be programmed via the PC104 bus or 
latched. through a programming interface cable. FPGA 20 may be 
THRS-ADJD [7:O]-Writes to this location sets the programmed locally or remotely as desired. In FIG. 8, A/D 
threshold level of the event comparator. Lowest value (0x00) math 64 stands for analog to digital conversion mathematics, 
corresponds to 0 of full scale; highest value (OxFF) corre- CDS 66 stands for correlated double sampler, and FIFO 56 
sponds to approximately 25% of full scale. 40 and 60 stands for first in first out memory. The present inven- 
Referring to FIG. 1, the purpose of temperature circuit 44 tion preferably provides a FPGA to collect and store data. 
is to measure the ambient temperature near the middle of the Previous designs relied on a central computer or processor to 
circuit board, and provide the measured temperature to FPGA poll, sample, and store the data from the multiple boards in the 
20 for interfacing to PC104, or other computer bus, computer. system. Implementing a distributed processing methodology 
Temperature circuit 44 and the high voltage measurement 45 with memory allows each board to sample and store events 
circuit 22 supply data to temperature and high voltage mea- independently. This results in a higher rate of measurable 
surement interface 50, which is part of FPGA 20, shown in radiation events. It also facilitates the determination of coin- 
FIG. 8. cident events between multiple radiation detection boards in 
Ina preferred embodiment, highvoltagemeasure circuit 22 a system by storing local time tags with each event allowing 
may be utilized to receive the voltage from the high voltage 50 comparison between boards, e.g., for instance if the same 
supply biasing the radiation detector without effecting the radiation particle simultaneously impinges on detector 1, 
detector signal interface and make a measurement of that detector 2, and/or other detectors as indicated in FIG. 11. 
voltage and provide measurement to FPGA 20 for interfacing Referring now to FIG. 9A, and FIGS. 9B, and 10 there is 
through PC104, or other computer bus, as indicated at 14 in shown FGPA programming interface 43, which may be used 
FIG. 1, to local computer 51 orremotelylocatedcomputer52, 55 to perform one or more of the following non-limiting list of 
in FIG. 11. Thus, the high voltage supply is computer con- functions: 
trolled and may be varied to provide a reliable voltage and/or a) provide address decoding of the PC104, or other com- 
to operate with different radiation detectors. puter bus, bus address space, 
The purpose of power conditioning circuit 54, shown in b) allow selection of different addresses for the purpose of 
FIG. 1, is to provide multiple ground and power plane isola- 60 implementing a multiple board system such as that shown in 
tion via ferrite beads and bypass capacitors, and produce 
voltages such as onboard +3.3V voltage not available on c) allow programming of the FGPA from the PC104, or 
PC104, or other computer bus. The physical circuit is prefer- 
ably laid out as multiple non-overlapping ground planes and d) provide status bits to be read by the PC104, or other 
power planes. Each is separated by ferrite beads and local 65 computer bus during programming, 
bypass capacitors. The PC104, or other computer bus, bus e) provide connection to the PC104, or other computer bus, 
power is used as digital power and ground, since it is an for power, data, and control, and 
FIG. 11, 
other computer bus, 
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f) provide power bus filtering of the PC104, or other com- 
puter bus, bus power: +1-5V, +1-12V. 
Standard logic parts are required for this application given 
that they have to be operational at turn on and without pro- 
gramming. J11 is used to set the address for the read and write 
programming port. The address is set to the base address +6 of 
the particular board. For example, the base address of 
Ox380+6 is 0x386 implemented by creating the binary num- 
ber 1 1000 01 1X for bits 8 to 0 (SA8 to SAO). Bit 0 and Bit 9 
are not included in the setting of the address. 
One preferred embodiment of radiation detection system 
10 allows ground controllers to upload firmware revisions or 
modifications to support various mission objectives. It also 
allows possible corrupted firmware files to be replaced with 
ones of known integrity. 
As shown in FIG. 10, the present invention may employ a 
16 bit bus and may preferably use 110-mapped 110. All power 
supplyvoltages, +/-5Vand+/-12Vareusedinthe designand 
are required to be present on the bus. 
As shown in FIG. 10, the present invention preferably 
utilizes an industry standard PC104, or other computer bus, 
bus interface. This increases its utility for use in various 
systems and for both space applications as well as terrestrial 
applications as indicated in FIG. 11. It also allows multiple 
circuit boards to be stacked together or deleted from the 
system to make a customizable suite of radiation detection 
circuits wherein the present invention can support various 
radiation detectors. By utilizing the PC104 bus standard, 
other instruments employing this bus, could be included in 
the same instrument if desired. It also provides for inclusion 
of various communications interfaces that can be added or 
removed by simply changing the types of cardslcircuit board 
that make up the instrument. PC104 was chosen as an indus- 
try standard bus in order to take advantage of commercial 
industry components thereby providing lower cost, higher 
reliability, and ease of upgrade migration. 
In operation, radiation detection circuit 10 interfaces to 
various types of radiation detectors 12 and provide radiation 
events data to a PC104 computer bus interface 14. The single 
channel circuits can be stacked together in a PC104 bus stack 
to create a multiple detector system as indicated in FIG. 11. 
High voltage 16 biases radiation detector 12 from 0 
to -lOOOV and may be monitored controlled by a remote or 
local computer through bus 14. Readings from high voltage 
measurement circuit 22 are read by PC104 computer to verify 
correct setting. Radiation detector 12 produces pulses in 
response to radiation with a pulse width in 1 to 10 ns range. 
Charge to Voltage ConversiodIntegrator 24 receives incom- 
ing charge from detector and creates voltage by integrating 
charge across a small capacitor. 
Integrator 24 extends the pulse width ofpulses from detec- 
tor input of approximate 5 ns to integrator 24 output of 
approximately 200 ns before appreciable droop or discharge 
of the capacitor. Integrator 24 produces the ‘area under the 
curve’ to represent the total charge that has been produced by 
the radiation event in the detector. 
Peak Detect Circuit 32 receives the signal from integrator 
24 and holds the detected peak voltage created from the 
integrated charge. Peak detect circuit 32 produces signal that 
last long enough in time to be able to be sampled by Sample 
& Hold circuit 36. Peak detector circuit 32 extends 200 ns 
pulse out of integrator 24 to 200 ps pulse. A reset signal is 
received by FPGA 20 to create a baseline reset value between 
each sample. The difference between the baseline reset value 
and the peak voltage is presently the most preferred embodi- 
ment measurement for a corrected peak voltage. Thus, the 
28 
measurement is compensated for any baseline drift utilizing 
correlated double sampling techniques. 
Sample & Hold circuit 36 takes a sample ofthe signal from 
peak detector circuit 32 and holds it for the duration of the 
5 analog to digital conversion. Sample & hold circuit 36 
extends the 200 ps pulse from the peak detector circuit 32 to 
one required for the analog to digital conversion to complete. 
Analog to digital conversion circuit 38 receives analog 
signal from sample & hold circuit 36 and converts it to 16 bit 
i o  digital number. This circuit also exchanges control signals for 
conversion start and end with FPGA 20. Analog to digital 
conversion circuit is also used to quantify both the data value 
and the reset value for digital correlated double sampling. In 
other words, the difference between the two values is the 
Event detection wihysteresis 34, THRS-ADJD [7:0] in 
FIG. 8, may be used to set a threshold detection level of 0 to 
25% of maximum circuit dynamic range, which may be 
adjusted by FGPA 20 to select events detected. Hysteresis is 
20 employed to suppress false triggering on noisy rising edges of 
detector pulse by effectively providing two triggering points, 
a leading edge trigger and a trailing edge trigger. An event 
pulse is supplied to FPGA 20 for two purposes: start of data 
gathering process for event, and counting of number of events 
25 occurring per minute. Event detection circuit 34 also causes 
the storing of time tags with each measured and stored radia- 
tion event. 
Temperature circuit 44 may be used to measure and pro- 
vides temperature to FPGA 20 for interfacing to PC104 com- 
30 puter. High Voltage Measurement circuit 22 measures and 
provides high voltage measurement to FPGA for interfacing 
to PC104 computer. Power conditioning circuit 54 provides 
multiple ground and power plane isolation. Power condition- 
ing circuit 54 may also be used to produce onboard voltages 
35 not available on PC104 bus andor provide bypass capacitors 
for PC104 bus power lines. 
EPLDIFPGA 20 includes event counter 40, which counts 
the number of events occurring per minute. Bus Interface 42 
allows access to the circuit via a PC104, or other computer 
40 bus, bus. State machine(s) 68 provides SIH control for circuit 
36, A/D control for circuit 38, peak detect reset for circuit 32, 
and recording of the digital correlated double sample (CDS). 
State machine(s) 68 thus acts as a data collection control 
circuit. FPGA 20 receives pulse from event detection 34 and 
45 then proceeds through a step-wise process to measure and 
store the radiation event data and associated time tag. FIFO 56 
and 60 are two 32 deep by 16 bit FIFOs used to store event 
data and time tag respectively. Time Tag 58 provides a 10 
KHz clock generated time tag stored with each event to indi- 
50 cate when it occurred. Clock 62 provides the 10 KHz Clk by 
receiving the PC104, or other computer bus, bus clock and 
dividing it down to 10 KHz. PC104, or other computer bus, 
Bus Interface 42 provides address decoding and data routing 
as well as a connection to the PC104, or other computer bus, 
Thus, while the preferred embodiment of radiation detec- 
tor circuit 10 is disclosed in accord with the law requiring 
disclosure of the presently preferred embodiment of the 
invention, other embodiments of the disclosed concepts may 
60 also be used. In one preferred embodiment, radiation hard- 
ened components may be utilized. While values may be given 
for components, it will be understood that component types 
and values for resistors, capacitors, integrated circuits, and 
the like may be varied depending on the application without 
65 changing the principal of operation discussed hereinbefore. 
Therefore, the foregoing disclosure and description of the 
invention are illustrative and explanatory thereof, and various 
15 value for use. 
55 bus for power, data, and control. 
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changes in the method steps and the details of the apparatus 
may be made within the scope of the appendedclaims without 
departing from the spirit of the invention. 
What is claimed is: 
1. A method for detecting charged particle radiation or 
uncharged radiation that impinge on a radiation detector, said 
radiation detector producing pulses of electrical charge, said 
method comprising: 
providing a circuit comprised of a first node and a second 
node and further comprising a capacitance between said 
first node and said second node; 
connecting said circuit to said radiation detector such that 
said electrical charge produces a voltage across said 
capacitance at said first node; 
providing an amplifier and connecting an amplifier input to 
said first node; 
configuring said amplifier to produce output voltage pulses 
at an amplifier output in response to said pulses of elec- 
trical charge wherein a peak voltage of said output volt- 
age pulses represents an energy in said charged particle 
radiation or uncharged radiation; 
providing a current feedback loop from said amplifier out- 
put to said amplifier input such that said current feed- 
back loop supplies a current error signal to said amplifier 
input; and 
placing an operational amplifier in series with said feed- 
back loop from said amplifier output to said amplifier 
input. 
2. The method of claim 1, further comprising providing 
resistance between said first node and said second node such 
that said resistance is in parallel with said capacitance and 
such that a DC current error signal passes through said resis- 
tance to said amplifier input. 
3. The method of claim 1, further comprising selecting a 
magnitude of saidresistance such that a discharge rate of said 
capacitance is much slower than an anticipatedpulse width of 
said pulses of electrical charge. 
4. The method of claim 1, further comprising selecting said 
capacitance to produce a desired peak output voltage V, for a 
respective radiation event in terms of volts per energy such 
that: 
E.e.106 
vo = ~ 
Cf .E ' 
where 
E is the energy of said chargedparticleradiation or uncharged 
radiation in Mega electron voltages (MeV), e is the charge of 
an electron ( 1 . 6 ~ 1 0 - l ~  coulombs), the lo6 converts MeV to 
eV, E is the detector's required energy, in eV, to produce an 
electron-hole pair (3.62 is a typical value for certain solid 
state detectors employed at 300" K), and Cfis said capaci- 
tance. 
5. The method of claim 1, further comprising: 
applying said peak voltage to a peak voltage detection 
circuit to produce an analog detected peak voltage, and 
converting said analog detected peak voltage to a peak 
voltage digital value. 
6. The method of claim 5, further comprising: 
resetting said peak voltage detection circuit to an analog 
converting said analog base value to a base value digital 
base value, 
voltage, and 
30 
determining a corrected peak voltage reading utilizing said 
peak voltage digital value and said base value digital 
voltage. 
7. The method of claim 5, wherein said peak detection 
5 circuit is operable to produce a maximum dynamic range of 
said analog detected peak voltage and said converting step 
utilizes sufficient bits such that said peak voltage digital value 
has a resolution of said maximum dynamic range divided by 
at least 5,500. 
i o  8. The method of claim 5, further comprising: 
utilizing said voltage pulses at said amplifier output for 
producing an event detection signal when a threshold 
voltage is reached; 
utilizing said event detection signal to start a timing routine 
whichproduces a start signal to start said converting step 
of said analog detectedpeakvoltage to said peakvoltage 
digital value; and 
after said converting step then providing that said timing 
routine produces a reset signal to reset said peak voltage 
detection circuit to an analog base value. 
9. The method of claim 8, wherein said timing routine is 
implemented with a state machine. 
10. The method of claim 8, further comprising counting a 
number of said event detection signals produced during a 
15 
20 
25 selected period of time. 
11. The method of claim 8, further comprising: 
providing a tag time for storing an associated time with said 
peak voltage digital value, and 
providing memory for storing a plurality of said peak volt- 
age digital values with a plurality of said associated time 
tags. 
30 
12. The method of claim 11, further comprising: 
counting a number of saidevent detection signals produced 
during a period of time, 
providing a bus for connection to a computer to transfer 
said plurality of said peak voltage digital values with a 
plurality of said associated time tags, and said stored 
number for one or more of said periods of time. 
35 
13. The method of claim 1, further comprising: 
utilizing said voltage pulses at said amplifier output for 
producing an event detection signal when a predeter- 
mined analog value leading edge threshold voltage is 
reached; and 
subsequently preventing another event detection signal 
from being produced until an analog value trailing edge 
threshold voltage is reached. 
40 
45 
14. The method of claim 13, further comprising: 
producing said predetermined analog value leading edge 
threshold voltage by converting from digital to analog a 
predetermined digital value leading edge threshold volt- 
age. 
5o 
15. The method of claim 14, further comprising: 
reprogramming to produce an updated analog value lead- 
ing edge threshold voltage by method steps comprising 
producing an updated digital value leading edge thresh- 
old voltage and transferring said updated digital value 
leading edge threshold voltage through a standard bus 
connection to a logic circuit. 
55 
60 16. The method of claim 1, further comprising: 
providing a high voltage circuit to supply a first high volt- 
age to said radiation detector, 
utilizing software in a computer to select a second high 
voltage for supply to said radiation detector, 
communicating through a standard bus to change said high 
voltage circuit to supply said second highvoltage to said 
radiation detector. 
65 
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17. The method of claim 1, further comprising producing a timing circuit operable to provide a start signal to start 
said output voltage pulses at said amplifier output to have a operation of said analog to digital converter to produce 
pulse width of approximately 50 to 300 ns before appreciable said digital detected peak voltage, said timing circuit 
droop. being operable to subsequently produce said reset signal 
18. A radiation processing circuit operable for detecting 5 to reset said peak detect circuit to produce said analog 
charged particle radiation or uncharged radiation that base value, said timing circuit being operable to initiate 
impinge on a radiation detector, said radiation detector pro- operation of said digital converter to produce a digital 
ducing electrical pulses, said electrical pulses comprising an base value from said analog base value. 
amount of electrical charge that corresponds to an amount of 24. The radiation processing circuit of claim 23 wherein 
energy in said charged particle radiation or uncharged radia- i o  said analog to digital converter utilizes sufficient bits such 
tion, said radiation processing circuit comprising: that said digital detected peak voltage has a resolution to a 
maximum voltage range of said analog detected peak voltage 
divided by at least 65,500. 
25. The radiation processing circuit of claim 21, further 
an event detector circuit to produce an event signal, said 
event detector circuit comprising a comparator, said 
event detector circuit further comprising a leading edge 
threshold circuit operable for converting a first digital 
leading edge threshold value into a first analog leading 
edge threshold voltage, said comparator being operable 
for producing said event signal in response to said output 
voltage pulses at said amplifier output and said first 
analog leading edge threshold voltage. 
26. The radiation processing circuit of claim 25, further 
comprising said comparator being configured such that a 
trailing edge threshold voltage must be triggered before said 
comparator produces a subsequent event signal. 
27. The radiation processing circuit of claim 25, further 
a state machine operable for receiving said event signal, 
a peak detect circuit operable to produce an analog 
detected peak voltage, said peak detect circuit being 
operably connected to said amplifier output, 
an analog to digital converter operably connected to said 
peak detect circuit, 
a timer for Producing a time tag, and 
a memory for storing digital data, wherein said state 
machine begins a data collection operation after receiv- 
ing said event signal, said state machine being operable 
for producing control signals for starting said analog to 
digital converter to sample said analog detected peak 
voltage and thereby produce a digital detected peak volt- 
age, said state machine producing signals for transfer- 
ring said digital detected peak voltage value to said 
memory and for producing a time tag for association 
with said digital detected peak voltage and for storing 
said time tag in said memory. 
28. The radiation processing circuit of claim 27, further 
a parallel circuit comprising a capacitance in parallel with 
a resistance, said parallel circuit comprising a first end 
and second end, said first end being electrically con- 
nected to said radiation detector for receiving said elec- 15 comprising: 
trical pulses and for producing a voltage across said 
capacitance; 
an amplifier with an amplifier input connected to said first 
end of said parallel circuit, said amplifier being config- 
ured to produce an output voltage at an amplifier output 20 
in response to said voltage across said capacitor; 
a feedback loop for said amplifier which connects said 
amplifier output to said amplifier input, said parallel 
circuit being connected in series with said feedback loop 
such that a current error feedback signal is directed from 25 
said second end of said parallel circuit to said first end of 
said parallel circuit and then to said amplifier input, 
wherein said feedback loop comprises a DC €eedback 
loop through said resistance; and 
from said amplifier output to said amplifier input, said 
operational amplifier producing said current error signal 
for application to said second end of saidparallel circuit. 
19. The radiation processing circuit of claim 18, further 
comprising said resistance parallel to said capacitance corn- 35 
prising a magnitude and acting to discharge said capacitance 
at a discharge rate, said magnitude being such that said dis- 
charge rate is much slower than an anticipated pulse width of 
said electrical pulses. 
comprising said first end of said parallel circuit being electri- 
cally connected to said radiation detector in a configuration 
such that said voltage across said capacitance is proportional 
to said energy in said charged particle radiation or uncharged 
radiation for a respective of said electrical pulses. 
21. The radiation processing circuit of claim 18, wherein 
said amplifier is configured to produce output voltage pulses 
at said amplifier output which are proportional in magnitude 
to said energy in said incidentradiation for arespective ofsaid 
electrical pulses. 50 comprising: 
comprising: 
an operational amplifier in series with said feedback loop 30 comprising: 
20, The radiation processing circuit of claim 18, further 40 
45 
22. The radiation processing circuit of claim 21, further a computer Operably connected to said leading edge thresh- 
old circuit through a standard bus, said computer and 
said standard bus being configured such that said com- a peak detect circuit operable to produce an analog 
puter is operable to ~ ~ p m g r a m  said leading edge tluesh- detected peak voltage from said output voltage pulses at 
said amplifier output, said peak detect circuit compris- 55 old circuit and provide a second digital leading edge 
threshold value for producing a second analog leading ing an electronic switch responsive to a reset signal to 
reset said peak detect circuit to produce an analog base edge threshold voltage. 
29. The radiation processing circuit of claim 28, further value, and 
detected peak voltage from said analog detected peak 60 said digital detected peak voltage and said time value for said 
digital detected peak voltage from said memory to said com- voltage. puter through said standard bus. 
an analog to digital converter operable to produce a digital comprising said computer being 'perable for transferring 
23. The radiation processing circiiit of claim 22, further 
comprising: * * * * *  
